Early Design and Validation of an AI Accelerator’s System Level Performance Using an HLS Design Methodology from rapid hls Watch Video
Preview(s):
Gallery
Play Video: (Note: The default playback of the video is HD VERSION. If your browser is buffering the video slowly, please play the REGULAR MP4 VERSION or Open The Video below for better experience. Thank you!)
⏲ Duration: 20 min 98 sec ✓ Published: 26-May-2021
Description: Presented at DVCon U.S. 2021nnPresenter: Michael Fingeroff, Siemens EDAnnThis workshop shows how an HLS design and verification flow built around Catapult, and the ecosystem around it, could dramatically speed up the design of the AI/ML hardware accelerators compared to a traditional RTL based flow. It focuses on using the opensource MatchLib SystemC library from NVIDIA to perform rapid modelling and synthesis of the ML accelerator. The workshop demonstrates how pre-HLS simulation using MatchLib
Play Video: (Note: The default playback of the video is HD VERSION. If your browser is buffering the video slowly, please play the REGULAR MP4 VERSION or Open The Video below for better experience. Thank you!)